Infineon Technologies PSoC4100S ARM® Cortex®-M0 프로그램 가능 SoC

Cypress Semiconductor PSoC4100S ARM® Cortex®-M0 프로그램 가능 SoC는 프로그램 가능한 임베디드 시스템 컨트롤러로 구성되어 확장 및 재구성 가능한 플랫폼 아키텍처입니다. PSoC4100S는 아날로그 및 디지털 블록과 유연한 자동 라우팅 기능이 결합되어 있는 모듈입니다. PSoC4100S는 마이크로컨트롤러를 표준 통신 및 타이밍 주변기기와 결합한 제품입니다. 또한, 정전식 터치 센서 시스템(CapSense), 프로그램 가능 다목적 연속 시간 및 스위치형 커패시터 아날로그 블록, 프로그램 가능 연결 기능도 결합되어 있습니다. PSoC4100S는 새로운 애플리케이션 및 설계 요구 조건을 위한 PSoC 4 플랫폼 요소들과 상위 호환성을 가집니다.

특징

  • 32-bit MCU Subsystem
    • 48MHz Arm Cortex-M0+ CPU
    • Up to 64KB of flash with read accelerator
    • Up to 8KB of SRAM
  • Programmable analog
    • Two opamps with reconfigurable high-drive external and high-bandwidth internal drive, comparator modes, and ADC input buffering capability
      12-bit 1Msps SAR ADC with differential and single-ended modes, and channel Sequencer with signal averaging
    • Single-slope 10-bit ADC function provided by a capacitance sensing block
    • Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
    • Two low-power comparators that operate in Deep Sleep low-power mode
  • Programmable digital
    • Programmable logic blocks allow Boolean operations to be performed on port inputs and outputs
  • Low-power 1.71V to 5.5V operation
    • Deep sleep mode with operational analog and 2.5µA digital system current
  • Capacitive sensing
    • Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
    • Cypress-supplied software component makes capacitive sensing design easy
    • Automatic hardware tuning (SmartSense™)
  • LCD Drive capability
    • LCD segment drive capability on GPIOs
  • Serial communication
    • Three independent run-time reconfigurable Serial Communication Blocks (SCBs) with reconfigurable I2C, SPI, or UART functionality
  • Timing and pulse-width modulation
    • Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
    • Center-aligned, Edge, and Pseudo-random modes
    • Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications
  • Up to 36 programmable GPIO pins
    • 48-pin TQFP, 44-TQFP, 40-pin QFN, 32-pin QFN, and 35-ball WLCSP packages
    • Any GPIO pin can be CapSense, analog, or digital
    • Drive modes, strengths, and slew rates are programmable
  • PSOC Creator Design Environment
    • Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
    • Application Programming Interface (API) component for all fixed-function and programmable peripherals
  • Industry-standard tool Compatibility
    • After schematic entry, development can be done with Arm-based industry-standard development tools

비디오

Block Diagram

블록 선도 - Infineon Technologies PSoC4100S ARM® Cortex®-M0 프로그램 가능 SoC
게시일: 2017-01-17 | 갱신일: 2025-08-19